

Locally Strained Ultra-Thin Channel 25 nm Narrow FDSOI Devices with Metal Gate and Mesa Isolation

Z. Krivokapič, V. Moroz*, W. Maszara, M.-R. Lin,
AMD, Technology Research Group

*Synopsys

- **Motivation**


- Device Fabrication
- Experimental Data
- Simulation Results
- Conclusions

- In order to achieve goals in the ITRS roadmap, performance enhancements are needed
- Uniformly strained channels offer significant mobility enhancement but they scale unfavorably with smaller L and/or W — Q. Xiang et al, VLSI 2003
- Narrow ultra thin FDSOI devices show very good DIBL and lower off-state leakage — Z. Krivokapic et al, SSDM 2003
- A straining approach that scales well with smaller W and L


- Motivation
- **Device Fabrication**
- Experimental Data
- Simulation Results
- Conclusions

- SOI wafer with 200nm buried oxide is thinned to sub-10nm thickness
- Mesa isolation is used for simplicity
- Nitrided oxide with $T_{ox,inv} = 1.5\text{nm}$ is used
- The polysilicon gate wraps the channel from three sides
- After very thin nitride spacer ($<15\text{nm}$) we grow 30nm of selective epitaxial silicon
- After source/drain formation and planarization the polysilicon gates are fully silicided to form a mid-gap work function gate

Very Narrow Channel





Total channel width is
 $60\text{nm} + 2 \times 10\text{nm} =$
80nm



Gate dielectric is thinner
at the corner but
thickens on the sidewalls

- Motivation
- Device Fabrication
- **Experimental Data**
- Simulation Results
- Conclusions

Ids – Vgs for 25nm Devices



Narrow devices show better DIBL and larger I_{on}

$L_{\text{gate}} \sim 25\text{nm}$

NMOS

W (nm)	DIBL (mV/V)	I_{on} (mA/ μm)
80	18	1.033
130	30	0.742
1000	52	0.649

$I_{\text{off}} \sim 0.2\text{-}0.6 \text{ nA}/\mu\text{m}$

@ $V_{\text{dd}} = 1.2\text{V}$




PMOS

W (nm)	DIBL (mV/V)	I_{on} (mA/ μm)
80	52	896
125	91	685
2000	167	589

$I_{\text{off}} \sim 200\text{-}300 \text{ nA}/\mu\text{m}$

@ $V_{\text{dd}} = 1.2\text{V}$


20nm Narrow Devices



Narrow NMOS devices show much better I_{off}


Device Parameter	NMOS	PMOS
L_{gate} [nm]	20	20
$T_{\text{ox,inv}}$ [nm]	1.7	1.7
I_{on} [mA/ μm] @ $V_{\text{dd}}=1\text{V}$	1.47	0.94
I_{off} [nA/ μm] @ $V_{\text{dd}}=1\text{V}$	9.2	7.6
S [mV/dec]	73.1	72.3
DIBL [mv/V]	85	90
CV/I [ps]	0.24	0.43

I_{on} vs. I_{off} for Narrow Devices





$I_{on} \sim 1.1mA/\mu m$ for
 $I_{off} = 1\mu A/\mu m$ @ $V_{dd} = 0.8V$

$I_{on} \sim 1.5mA/\mu m$ for
 $I_{off} = 70nA/\mu m$ @ $V_{dd} = 1.0V$





PMOS devices have too strong extension dose



>2x Improvement in CV/I

- Motivation
- Device Fabrication
- Experimental Data
- **Simulation Results**
- Conclusions



Half-width of a 25nm transistor without selective epi

Taurus-Process

**3-d process simulation
with all thermal
processes and stress**



$\sigma_{xx}/\sigma_{xy}/\sigma_{yy}/\sigma_{xz}/\sigma_{zz}/\sigma_{zy}$
for each mesh point



**local mobility for
each mesh point**

Fischetti&Laux, JAP, 1996

Taurus-Device


**3-d device
simulation**


**MLDA quantum
correction**

**Jeong et al,
SISPAD 1998**





Local Mobility for Different W






NMOS linear transconductance increases dramatically because the strain for narrow devices becomes tensile, while for wider devices it is compressive

- **Mobility enhancement changes locally**
- **Larger inversion charge on the sidewalls**
- **Large amount of current doesn't flow through the area of largest mobility enhancement**






- **Simulation results reproduce empirical trend**
- **For narrow devices (~75nm) 30% of current enhancement comes from local strain**

- Intrinsic stress in the metal gate, spacers, and silicides are the dominant factors that determine local strain in the channel
- Silicon layer thickness and amount of buried oxide over-etch also change a lot

10nm increase in buried oxide over-etch results in 20% change in NMOS I_{on} .



- Motivation
- Device Fabrication
- Experimental Data
- Simulation Results
- **Conclusions**

- We demonstrate ultra thin FDSOI devices with mesa isolation and tensile FUSI metal gates with the record low CV/I
- Narrow devices in our process exhibit significant performance enhancement over wide ones
- Using 3-d simulations we reproduce experimental data
- We show that many processing steps can affect the local strain
- Optimization of local strain and electrostatics may yield very high performing devices

- New simulation modules development
 - **L. Smith**
- Characterization
 - **C. Volkman**
- TEM analysis
 - **J. Gray**

AMD, the AMD Arrow logo and combinations thereof are trademarks of Advanced Micro Devices, Inc. Other product names used in this presentation are for identification purposes only and may be trademarks of their respective companies.